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 The Drain Induced Barrier Lowering (DIBL), in carbon Nanotubes-Fet 
(CNTFETS), is a challenging study that still needs investigation. Based on a 
numerical model, the Non-Equilibrium Green’s Function (NEGF) approach 
was applied to simulate the DIBL effect in CNTFETS. In this study, the 
effect of theeength ction...o simulate the DIBL effect in carbon Nanotubes-
Fet (CNTFETS), length gate ranging from 10 to 30 nm, for different 
temperatures (77K, 15K, 300K and 400K) on the DIBL was investigated. 
Then the variation of DIBL effect as a function of the nanotubes diameter 
varying over the following chiralities: (13, 0), (16, 0), (19, 0), (23, 0) and 
(25, 0) was undertaken. Afterworlds, we conducted the variation of DIBL 
impact as a function of the oxide thickness with the values: 1.5 nm, 3 nm, 4.5 
nm, 6 nm and 7 nm. Moreover, the DIBL effect was carried at depending 
upon the high-k materials such as:  Si  , Hf  , Zr  ,       and Ti  . 
Finally, a conclusion is made basing at the different findings which revealed 
that the best reduce of DIBL impact was recorded under a liquid Nitrogen 
temperature of 77 K. 
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1. INTRODUCTION 
Few years ago, considerable interest has been given to field-effect transistors (FETs) based on 
semiconducting carbon nanotubes (CN), due to their superior electronic properties. FETs have recently 
reached a higher performance [1]-[3]. The progress in engineering CNTFETs is due generally to their 
excellent DC characteristics [4]-[6]. This is because of their small diameter (1nm), for single-walled carbon 
nanotubes, which consist of a single layer of graphene sheet wrapped up to form a seamless tube [7], 
possessing exceptional electrical properties, such as high current carrying capability [8] and excellent carrier 
mobility [9]. Both theory and experiments have demonstrated that these tubes can be either metallic or 
semiconductor, depending on the chirality of their atomic structure with respect to the tube axis. 
For a long channel device, the barrier height depends principally of the gate voltage, where VDS has 
no effect. In this case of the nano-scalle field-effect transistors, the potential barrier is controlled by both the 
gate-to-source voltage VGS and the drain-to-source voltage VDS. These conditions allowed the potential 
barrier between the source and the channel to prevent electrons from flowing to the drain. The barrier height 
decreases when a high drain voltage is applied. Hence, there is a further decrease of the threshold voltage. In 
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this case the source injects carriers into the channel surface and the gate does not play any role. This is 
known as drain induced barrier lowering (DIBL). 
The DIBL can also be found in two dimensions devices of such as CNTFETs. However, because of 
CNTFETs structural and electrostatic properties, the DIBL effect in CNTFET has a new characteristic on the 
device performance, and it’s rooting [10]. 
Some interesting work on the DIBL effect has been noticed, for example in reference [11], Fiori. G 
develops a numerical model based on NEGF, and shows that DIBL effect in short-channel CNTFETs can be 
reduced by a double-gate, triple-gate, or surround-gate device structure. In reference [12], the DIBL effect is 
observed in CNTFET manufactured on a silicon wafer by R. Thomas Weitz, and the observational  
    
    
 
       . In reference [13] Though Fillo et al, pointed out the DIBL effect on CGD. All these works did not 
explain the DIBL effect deeply. 
Our work is based on a numerical simulation developed with non-equilibrium Green’s function 
(NEGF) approach. We study the DIBL effect in CNTFET and its dependence on the gate length, the variation 
effect of Nanotubes diameter, oxide thickness and the source/drain doped. 
Silicon dioxide (SiO2) has facing the scaling limitation due to direct tunneling current that limits low 
power application and reliability. Recently, many high-k materials such as HfO2 (k=16), ZrO2 (k=25), 
Ta2O5(k=50), and TiO2 (k=35-100) [14],[15] have been introduced as alternative gate dielectrics to 
overcome leakage current problem. To consider the benefits of high-k gate dielectrics and CNTFETs, in this 
paper we present also the effects of high-k gate dielectric on the variation of DIBL. All these numerical 
studies have been done at wide range of temperature varying from 77 K to 400 K. 
 
 
2. CNTFET STRUCTURE 
A schematic cross-sectional is shown in Figure 1(a) and 1(b). The source/drain length is 20 nm with 
heavily doped which is 10
9
 nm
-1
 (~0.01dopant/atom) and the channel is assumed intrinsic. 
We study the variation of drain induced barrier lowering (DIBL) when technological parameters are 
varying. Such as Gate lengths, Nanotube diameters, Gate oxide thicknesses, high-k Gate dielectric constants 
and the source /drain doped. 
The Gate lengths (Lg) of the CNTs used are 10nm, 15nm, 20nm, 25nm and 30nm. The chiralities 
used are (13,0), (16,0), (19,0), (23,0) and (25,0). The Gate oxide thicknesses (tox) used are 1.5nm, 3nm, 
4.5nm, 6nm and 7nm. In addition the Gate dielectric constants are 3.9, 16, 25, 50 and 80. These dielectric 
constants correspond to the dielectric constants for SiO2, HfO2, ZrO2, Ta2O5, and TiO2 respectively. And 
the source/drain doping used are 2.5 m
-1
, 4 m
-1
, 6 m
-1
, 8 m
-1
 and 10 m
-1
  (~0.01 dopant/atom). 
For our simulations, we assume that the metal–Nanotubes contact resistance, RC=0, and carrier 
transport through Nanotubes is ballistic (no scattering). No gate-to-source or gate-to-drain overlap is 
assumed. The applied drain VDS  and gate VGS biases vary from 0 V to 1 V. All calculations have been done 
at temperature ranging from 400 K down to 77 K.. 
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Figure 1. Symmetrical CNTFET considered in this work 
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3. SIMULATED DEVICE 
In order to simulate the proposed devices, self consistent solution of the Poisson and Schrödinger 
equations has been performed within the NEGF formalism with a mode space approach presented in Ref. 
[15],[16]. The NEGF method represents an ideal approach for nanoscale device simulations. In this approach, 
a nanoscale device is conceptually characterized by an active region connected to two large, in-equilibrium 
electron reservoirs (source and drain). Current flows as a result of an applied external bias between the source 
and drain which drives the system into a non-equilibrium state. Given the system Hamiltonian, the self-
energy functions and the contact electrochemical potentials, the NEGF approach is used to calculate the 
density matrix from which all other quantities of interest such as current are obtained [17]. 
The Poisson equation gives the electrostatic potential needed for calculating the Hamiltonian of the 
CNT. By solving the Schrödinger equation within the NEGF method, the density of states and the charge on 
the surface of the CNT is obtained. The new electrostatic potential is obtained through the use of the 
calculated charge and the solving of the Poisson equation using a 2-D finite difference method. The iteration 
between the Poisson and the Schrödinger equations continues until the self-consistency is achieved. Note 
that, ballistic transport was assumed. 
It is convenient to solve Poisson’s equations in cylindrical coordinates. Since the potential and 
charge are invariant around the nanotube, the Poisson equation is essentially a 2-D problem along the tube (z-
direction) and the radial direction (r-direction) as Poisson equation is written as [18], [19]: 
         
  
 
       
    
      (1) 
 
Where       the electrostatic potential, q is is the magnitude of the electronic charge,   is the 
dielectric constant, p and n are the hole and electron densities, respectively,   
  is the concentration of 
ionized donors,   
  is the concentration of ionized acceptors, and    is the fixed charge. The fixed charge is 
an input to the model, and will be set to zero. The electron and hole concentrations (n and p, respectively) are 
computed by solving the Schrödinger equation with open boundary conditions by means of the NEGF 
formalism. 
To calculate the Green’s function for the device at a specific energy E, the following formula has 
been utilized [20]: 
                 
   (2) 
 
Where ‘I’ is the identity matrix and ‘H’ is the Hamiltonian of the CNT,    and    are the self-
energies for source and drain contacts, respectively. 
The electron density is computed from the density of states (DOS), derived by the NEGF formalism. 
It can be calculated as follows: 
                            
  
  
 (3) 
 
Where Ei is the Fermi level within the CNT, f(E) is the Fermi-Dirac distribution, and DS(DD), EFS 
(EFD) are the density of states and the Fermi energies of the source (drain), respectively. A similar expression 
applies for holes. 
Once, self consistency is obtained, the source-drain current can be expressed as 
  
  
 
                           (4) 
 
Where h is Planck’s constant and T(E) is the transmission coefficient calculated by the NEGF 
formalism [20]. 
 
 
4. SIMULATED RESULTS 
To check the accuracy of our numerical calculations, the drain currentIds vs. V gs was calculated 
using the non-equilibrium Green's function (NEGF) formalism (solidlines) and compared with simulated 
results presented in [21] (dotted lines). Good agreement has been found in Figure 2. 
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Figure 2. Comparison of the output characteristics between our model 
 
In this section we present our numerical results on DIBL. 
The DIBL is accessed using the classical formula for low     =50mV and high     =1V drain bias.  
 
DIBL =
                        
               
 (5) 
 
Simulated drain current    characteristics for different gate voltage     and different temperatures 
of CNTFET are traced in Figure 3. 
 
 
 
Figure 3. Tranconductance characteristics for different temperature. 
 
 
This shows that the effect of temperature is more significant in lower gate-source voltage.We observe for this 
figure that when the temperature decreases the leakage current decreases also, so we get a CNTFET with 
better performance at lower temperature.It can be seen that the augmentation of the temperature results in 
shifting the characteristics to the left and it is clear that as the temperature gets over 150 K, the subthreshold 
current rises dramatically.The switching speed is more for low temperature i.e. as the temperature decreases 
the CNTFET becomes faster. 
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Figure 4 Presents the DIBL as a function of the gate length taken from 10 to 30nm for different 
temperature. For T=150 K, T=300 K, T=400 K the DIBL decreases with a nearly linear low when the gate 
length increases. We note a reduction around 54.64 % in DIBL. We note considerable reduction of DIBL 
when the temperature changes from 400 K to 77 K.For T=77 K (temperature liquid nitrogen) we observe that 
the DIBL is remain constant whatever the gate length is. In this case we obtained a small value of DIBL 
(around 20 mV/V).  
 
 
 
Figure 4. Drain induced barrier lowering (DBIL) versus gate length at different temperature. 
 
 
In the Figure 5, we show the variation of DIBL against the Nanotubes diameter for different 
temperature varying from 77 K to 400 K.We observe an important reduction (around: 65.17% ) in DIBL 
when the Nanotubes diameter decreases. Also it can be drawn that with the temperature decreasing from 400 
K to 77 K, the DIBL decreases.The component present a good performance (DIBL) when we choose a low 
Nanotubes diameter and at low work temperature.These lead to that the effect of     on the potential barrier 
is small. 
 
 
 
Figure 5. Drain induced barrier lowering (DBIL) versus the Nanotubes diameter at different temperature 
 
 
The DIBL is calculated as a function of gate oxide thickness tox, this is illustrated in Figure 6. As 
we can see from the figure, when the tox decreases the DIBL decreases also.We note that when tox changes 
from 7 nm down to 1.5 nm an important reduction in DIBL around 67.20 % can be obtained.Furthermore the 
10 15 20 25 30
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
105
 
 
D
IB
L
 (
m
V
/V
)
Gate length (nm)
 T = 77   K
 T = 150 K
 T = 300 K
 T = 400 K
1,0 1,2 1,4 1,6 1,8 2,0
20
30
40
50
60
70
80
90
 
 
D
IB
L
 (
m
V
/V
)
Nanotube diametre (nm)
 T=  77 K
 T=150 K
 T=300 K
 T=400 K
IJECE  ISSN: 2088-8708  
 
On the DIBL Reduction Effect of Short Channel Carbon Nanotube Field Effect Transistors (Khial Aicha) 
1519 
DIBL is calculated as a function of temperature this is plotted in the same figure.The DIBL improve when 
the CNTFET work in low temperature significant reduction in DIBL about 59.49 % is found when the 
temperature changes from 400 K down to 77 K.  
 
 
 
 
Figure 6.The DIBL variations with the gate oxide thickness at different temperatures. 
 
 
In this section, to highlight our analyses we varying the gate dielectric permittivity from 3.9 to 80. 
As shown in Figure 7, it can be drawn that the DIBL is considerable improved when increasing K.At room 
temperature, one notes a reduction around 88.89 % of DIBL when K varies from 3.9 to 80. It can be observed 
that the lows the temperature is, the better the DIBL will be at all gate dielectric permittivity.It is worthily to 
mention when we varying the T that the large difference (around 50 %) is obtained when we use      as gate 
dielectric.  
 
 
 
Figure 7. The DIBL variations with the gate dielectric permittivity at different temperatures. 
 
Figure 8 presents the DIBL variation with the channel doping at different temperatures varying from 
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doping varying from             to           at 300 K and 400 K we can not calculate the DIBL because 
the program diverges. 
 
 
 
Figure 8. The DIBL variations with the channel doping at different temperatures. 
 
 
5. CONCLUSION  
In our work we have studied the DIBL effect on the performance of nanoscale CNTFET, using the 
non-equilibirium Green’s function (NEGF) formalism. Among key transistor parameters; gate length, 
nanotubes diameter, oxide thickness, gate dielectric permittivity and channel doping, It is found that the 
DIBL effect decreases with decreasing oxide thickness, nanotubes diameter and channel doping, also we 
have found the DIBL effect reduces when the temperature varying from 400K down to 77K. In addition, as 
the gate length and gate dielectric permittivity increase the DIBL effect decreases. 
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